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Abstract—This paper investigates the clock synchronization
problem for Device-to-Device (D2D) communication without
infrastructure. Employing affine models for local clocks, it is
proposed a random broadcast based distributed consensus clock
synchronization algorithm. In the absence of transmission delays,
we theoretically prove the convergence of the proposed scheme,
which is further illustrated by the numerical evaluations. On the
other hand, when the delays are also taken into account, the
proposed approach still performs well. Besides, it is further con-
cluded from the simulations that the proposed scheme is robust
against dynamic topologies and scalable to the increased number
of devices, and has a fast speed regarding the synchronization
error decrease.
Index Terms—Device-to-Device communication, distributed
synchronization, consensus algorithm, random broadcast.
I. INTRODUCTION
Recently, Device-to-Device (D2D) communication has
emerged as an interesting and important research area. In D2D
environment, clock synchronization is critical for both discov-
ery and communication phases. When there is no infrastructure
or coverage, the synchronization becomes more challenging
for distributed D2D networks, i.e., ad hoc networks, especially
in case of mobility. Furthermore, to support D2D commu-
nication, local synchronization, where the synchronization is
achieved among a network or cluster comprised by devices
in proximity, is more convenient than global synchronization,
where the synchronization with base station is attained in the
whole network [1].
A. Related Work
There has been extensive research on clock synchronization
in the context of ad hoc networks during the last few years.
Existing protocols can be mainly classified into two categories:
reference-based clock synchronization and distributed clock
synchronization, depending on whether the reference is needed
or not. In the reference-based clock synchronization [2], [3],
one device is elected as the reference and a spanning tree is
built through the network. All the other devices are required
to synchronize to the reference by adjusting their own clocks
based on the timing messages received from their parents. This
mechanism is sensitive to the changing topology and device
failure, and thus not suitable for mobile networks. On the
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other hand, in a distributed clock synchronization, all devices
implement the same algorithm individually without relying on
a network hierarchy [4]–[14]. The distributed nature can often
result in improved robustness to device failures and mobility.
To utilize the broadcast nature of wireless medium, in the
distributed clock synchronization, devices broadcast timing
messages which contain the timestamps recorded by the clock
of the transmitter. These messages are in turn used to adjust
the clocks of the receivers. As briefly described below, there
are three different mechanisms regarding the order of the
broadcast.
1) Many algorithms assume periodic broadcast [13] [14],
where devices transmit the synchronization messages every
fixed interval of time. This approach requires a set order for
all the operations, which might be infeasible in the absence of
a centralized controller.
2) A possible variant is the asynchronous broadcast. In this
protocol, each device has to wait for the arrival of messages
from all neighbors before adjusting its local clock [8] [11]
[12]. Alternatively, each device sequentially updates its clock
whenever it receives a message provided that it can receive one
packet from each neighbor during each synchronization round
(SR), which is defined as the time interval of a synchronization
period. However, the former will bring long latency before the
adjustment and thus slow convergence, while the latter is hard
to schedule in distributed networks.
3) A more practical alternative is the random broadcast,
where a device can broadcast at any time in any order. A
widely used random broadcast scheme is the contention based
transmission, where devices must attend the contention for
message broadcast at the beginning of the SR1, and each
device has equal probability to win the contention. Due to
its applicability in distributed networks, this mechanism is the
technique specified for the clock synchronization in the IEEE
802.11 standard [4] and has been used in some other works
[5]–[9] as well. Therefore, in this paper, we will also focus
on the random broadcast protocol, i.e., the contention based
transmission protocol.
When assuming random broadcast mechanism for message
transmission, [4]–[7] propose different converge-to-max syn-
chronization schemes, where a device is only synchronized
to the devices with faster clocks. A simple converge-to-max
protocol, timing synchronization function (TSF), is presented
in [4]. Based on the TSF, various modifications have been
made to handle its limitation of scalability and infeasibility
1As described in [4], the transmission protocol of timing messages assumes
a loosely synchronous beginning of each SR.
in multihop networks [5]–[7], where the MASP scheme in
[7] outperforms the others. Nevertheless, as addressed in [15],
a common problem for all converge-to-max schemes is the
contradiction between the fastest node asynchronism and the
time partitioning.
On the other hand, with a random broadcast mechanism, [9]
proposes a distributed consensus protocol for clock synchro-
nization (ATS). In the ATS scheme, an internal common time
scale, which dose not need to be the maximum, is achieved in
the network through the communications among neighboring
devices. In practice, however, the frequencies might be over-
adjusted due to the unawareness of clock updates at the
transmitter or receiver, and thus the consensus can not be
achieved actually.
B. Contributions
In this paper, based on a practical random broadcast mech-
anism of message transmission, a novel distributed consensus
clock synchronization algorithm is proposed for the D2D
communication without infrastructure. The proposed approach
is fully distributed in the sense that all the devices inde-
pendently execute the same algorithm without the need of a
reference, and thus robust to device failures. In the absence of
transmission delays, we theoretically prove the convergence
of the proposed scheme, which is further demonstrated by
the numerical results. Moreover, by utilizing a threshold, the
proposed method shows robustness in the case of transmission
delays. Last but not least, the proposed algorithm has a
good tradeoff between the speed of convergence and the
synchronization errors.
II. SYSTEM MODEL AND PROBLEM FORMULATION
A. Network Model
We consider a D2D network represented by a directed graph
G(k) = (V , E(k)), where the vertex set V contains N mobile
devices and the edge set E(k) is defined as the set of available
directed communication links at discrete time index k, i.e.,
(i, j) ∈ E(k) if device j sends information to device i during
kth synchronization round2, which is defined as the time
interval of a synchronization period. ∀i ∈ V , we also assume
(i, i) ∈ E(k) for ∀k. The symbol Vi(k) = {j|(i, j) ∈ E(k)}
denotes the set of neighbors of device i during kth synchro-
nization round, and | Vi(k) | its cardinality.
B. Clock Model
Each device in the network is equipped with a physical clock
that has its frequency and offset. That is, for the ith device,
we have the physical time3
Ti(t) = fit+ θi, ∀i ∈ V , (1)
where t is the perfect time, fi indicates the physical clock
frequency, and θi denotes the physical clock offset. Note that
fi and θi are both determined by the physical clock and cannot
be measured or adjusted manually. Besides, each device i also
2As described in [4], the transmission protocol of timing messages assumes
a loosely synchronous beginning of each synchronization round.
3Here we assume an affine function for the physical clock model. The more
accurate models, which include randomness and higher order terms, might be
considered in future studies.
maintains a logical clock, whose value is called logical time
Ci(t) and can be modified. The logical time Ci(t) represents
the synchronized time of device i. It is a function of current
physical time Ti(t) and can be calculated as follows:
Ci(t) = αiTi(t) + βi (2)
= αifit+ αiθi + βi (3)
= fˆit+ θˆi, (4)
where αi (αi > 0) and βi are control parameters updated by
the synchronization algorithm, and
fˆi , αifi (5)
θˆi , αiθi + βi (6)
represent the logical clock frequency and logical clock offset,
which can be adjusted. The initial values of αi and βi are set
to αi = 1 and βi = 0, respectively. In this way, the goal is
to synchronize the clocks in the network such that the logical
clocks of different devices have the same (or very similar)
values for any instant of perfect time.
C. Problem Formulation
In this study, rather than synchronizing all clocks to a real
reference clock, we aim at attaining an internal consensus
among logical clocks through local interactions. Namely,
lim
t→+∞
Ci(t)
Cv(t)
= 1, ∀i ∈ V , (7)
where
Cv(t) = fvt+ θv, fv > 0, (8)
denotes the virtual consensus clock. For each device i,
the asymptotical consensus (7) is equivalent to concurrently
achieving the following two consensus equations:
lim
t→+∞
fˆi = fv, (9)
lim
t→+∞
θˆi = θv. (10)
Note that fv and θv do not need to be the average value of
{f1, f2, ..., fN} and {θ1, θ2, ..., θN}, respectively. Their values
are decided by E(k), {f1, f2, ..., fN} and {θ1, θ2, ..., θN}
together. In fact, the values of fv and θv are not important,
since what really matters is that all clocks converge to one
common value.
D. Transmission of Synchronization Messages
In this paper, we consider a popular random broadcast
scheme, i.e., the contention based broadcast mechanism. More
specifically, for each device [4],
1) at the beginning of each SR, calculates a random delay
that is uniformly distributed in the range between zero and
twice aCWmin × aSlotTime (which are constants and speci-
fied in [4]);
2) waits for the period of the random delay while decre-
menting the random delay timer;
3) cancels the remaining random delay and the pending
beacon transmission if a beacon arrives before the random
delay timer has expired;
4) sends a timing message if the random delay has expired.
Remark 1. Owing to the hidden node problem, it is possible
for one device to receive multiple messages during one SR.
In this case, the device will just keep the first received packet
and discard the later packets. In other words, | Vi(k) | can
only be 1 or 2 for ∀i ∈ V .
Remark 2. Like most of literature (e.g., [2], [3], [8]–[14]),
the MAC layer time stamping is utilized to largely reduce the
effects of transmission delays.
III. THE PROPOSED SYNCHRONIZATION ALGORITHM:
COSYN
In this section, we propose a novel consensus based dis-
tributed clock synchronization (CoSyn) scheme for the D2D
communication without infrastructure, where the logical off-
sets and logical frequencies are jointly adjusted by updating
the control parameters. We take accuracy as well as conver-
gence speed into account in designing the algorithm. Section
III-A derives the basic design principles of the CoSyn scheme.
Then the complete procedures of the CoSyn scheme are
summarized in Section III-B. Finally, the convergence analysis
is elaborated by Theorem 1 in Section III-C.
A. Design Principles of the CoSyn Scheme
Suppose device i (i ∈ V) receives timing messages from
one neighbor device j (j ∈ V). In the absence of delays, by
[16, Thm. 1], if device i updates its logical frequency and
logical offset as
fˆ+i =
1
2
(
fˆi + fˆj
)
, (11)
θˆ+i =
1
2
(
θˆi + θˆj
)
, (12)
respectively, where (·)+ indicates the new value of the corre-
sponding variable, then under some mild connectivity condi-
tions (see [16]), the consensus (9) and (10) will be achieved
with exponential speed. Note that, as explained in Remark 1,
we only have access to one neighbor device in the update
procedure.
In practice, however, the implementation of (11) and (12)
is not straightforward. There are mainly three problems.
Firstly, due to the lack of information about fi and θi, we
can neither obtain fˆi or θˆi nor tune them directly. What we
can do is to modify the control parameters αi and βi by
utilizing the logical clock, which will then adjust fˆi and θˆi
automatically through (5) and (6).
Secondly, in order to execute the update of the logical
frequency as in (11), it can be shown that the following
two requirements are necessary: 1) device i receives at least
two timing messages from device j; 2) logical clocks of
both device i and device j are not adjusted between the two
receptions. Obviously the conditions can be satisfied if we
make device i not to adjust its logical clock (i.e., not update
its control parameters) until it receives the second message
from device j. Whereas, this method will cause fairly slow
convergence speed, especially for dense networks. Therefore,
in our algorithm, device i will adjust its logical clock whenever
it receives a timing message for speeding up the convergence.
Nonetheless, if the clock is adjusted by our method when-
ever a message is received, the third problem will be intro-
duced. Specifically, it can be proved that the update rule (12)
is not satisfied in the proposed scheme.
In the following, we will propose certain operations for each
device, and then discuss the convergence of these operations.
Suppose device i receives a timing message from one
neighbor device j at the kth synchronization round, then there
is only three different cases for this message.
I. This is the first time for device i to receive a message
from device j.
II. This is not the first time for device i to receive a message
from device j, and the last received message is in the lth
(0 ≤ l < k) synchronization round. But one or both of
device i and j have adjusted its logical clock between the
two synchronization rounds.
III. This is not the first time for device i to receive a message
from device j, and the last received message is in the lth
synchronization round. Neither of device i and j has adjusted
its logical clock between the two synchronization rounds.
For both Case I and Case II, device i will only update its
control parameter βi as
β+i = βi +
1
2
(Cj(tjk)− Ci(tjk)) , (13)
and maintain αi unchanged, i.e., α+i = αi. Here tjk denotes the
perfect time when device j sampled its logical clock in the kth
synchronization round. The idea behind the operation (13) is
that, when the two devices have the same logical frequencies,
the operation (13) can perfectly achieve the update rule (12).
While for Case III, device i will jointly update its control
parameters αi and βi as
α+i =
1
2
(
1 +
Cj(tjk)− Cj(tjl)
Ci(tjk) + ∆j − Ci(tjl)
)
αi, (14)
β+i =
1
2
(
1 +
Cj(tjk)− Cj(tjl)
Ci(tjk) + ∆j − Ci(tjl)
)
(βi +∆j) (15)
+
1
2
(
Cj(tjk)−
(Cj(tjk)− Cj(tjl)) (Ci(tjk) + ∆j)
Ci(tjk) + ∆j − Ci(tjl)
)
,
respectively, and
∆j =


Ci(tjl)− Cj(tjl)
2
,
0, if αi was adjusted in lth round.
(16)
The idea behind the operations (14) and (15) is that, when
device i receives the two timestamps from device j consecu-
tively, i.e., k = l+1, the operations (14) and (15) can perfectly
achieve the update rules (11) and (12).
Remark 3. Even though the MAC layer timestamping can
reduce the transmission delays to a large extent, there could
still be some delays remaining. When these remaining delays
are also taken into account, we can consider a threshold for
the adjustment to reduce the influence of delays. Assume device
j broadcasts a timing message at t and device i receives it
after delay δij , then device i will not use it for adjusting its
own logical clock unless |Ci(t + δij) − Cj(t)| > κ, where
κ is the threshold. The value of κ is the tradeoff between the
speed of the synchronization error decrease and the robustness
against delays, and κ can for example be set as the mean value
of delays.
B. Procedures of the CoSyn Scheme
In order to implement the CoSyn scheme, each device (say
device i) should maintain a table Aj for each neighbor j,
where Aj is initially empty. Aj at device i will be updated
whenever device i receives a message from device j. More-
over, Aj contains the information related to device j and
consists of the six fields as follows.
• j: the neighbor’s identity;
• C˜j : the last timestamp received from device j;
• S˜j : the change counter value of device j when C˜j was
received;
• C˜+ij : the updated logical clock of device i as the result of
receiving C˜j ;
• S˜ij : the change counter value of device i after updating
its logical clock when C˜j was received;
• ∆˜j : a variable used for updating device i’s logical clock
when receiving device j’s message, i.e., the operations of
Case III in Section III-A.
A flowchart of the proposed CoSyn scheme is summarized
in Fig. 1, where the following two equations are required:
α+i =
1
2
(
1 +
Cj − C˜j
Ci − C˜+ij
)
αi, (18)
β+i =
1
2
(
1 +
Cj − C˜j
Ci − C˜+ij
)
(βi + ∆˜j)
+
1
2

Cj −
(
Cj − C˜j
)(
Ci + ∆˜j
)
Ci − C˜+ij

 . (19)
C. Convergence of the CoSyn Scheme
Before the discussion on the convergence, we first introduce
some terms [16] regarding the graph theory.
Term 1. a vertex i of a directed graph is a root of the graph
if for each other vertex j of this graph, there is a path from i
to j.
Term 2. a rooted graph is a graph which possesses at least
one root.
Term 3. by the composition of two directed graphs G(p),
G(q) with the same vertex set V we mean the graph G(p)◦G(q)
with the same vertex set V and edge set defined such that (i, j)
is an edge of G(p) ◦ G(q) if and only if for some vertex r,
(r, j) is an edge of G(q) and (i, r) is an edge of G(p).
Term 4. a finite sequence of directed graphs G(1), G(2),...,
G(q) with the same vertex set is jointly rooted if the compo-
sition G(q) ◦ G(q − 1) ◦ · · · ◦ G(1) is rooted.
Term 5. an infinite sequence of graphs G(1), G(2), · · ·
with the same vertex set is repeatedly jointly rooted by
subsequences of length q if there is a positive finite integer
q for which each finite sequence G(qm+1), G(qm+ 2), · · ·,
G(qm+ q), m > 0, is jointly rooted.
As mentioned above, the adjustment of the logical frequency
requires at least two timestamps, which cannot be implied by
the graph G(k). Therefore, we consider a new directed graph
F(k) = (V , E˜(k)). Regarding the edge set E˜(k), we define
(i, j) ∈ E˜(k) if device i receives a message from device j at
kth SR by following the condition of Case III, i.e., device i
adjusts its logical frequency based on device j’s information.
Also, ∀i ∈ V , it is assumed (i, i) ∈ E˜(k) for ∀k. Besides,
the set V˜i(k) is defined as V˜i(k) = {j|(i, j) ∈ E˜(k)}, and
| V˜i(k) | indicates its cardinality.
The convergence analysis of the CoSyn scheme is given by
the following Theorem 1.
Theorem 1. Assume
a) all devices can broadcast in any order as long as an infinite
sequence of graphs F(1), F(2), · · · is repeatedly jointly
rooted by subsequences of length q;4
b) the transmission delays are negligible, i.e., the transmitter
and receivers record the timestamps from their local logical
clocks simultaneously.
Then, if each device updates its control parameters as (14) and
(15), or (13) depending on which type the received message
belongs to, the asymptotical consensus (9) and (10) can be
achieved, and in a further way, (7) can be achieved as well.
Proof: Plug (4) (5) and (6) into (14), then (14) is
expanded as (17) (at the bottom of this page). In this way,
by following (5), the updated frequency fˆ+i is
fˆ+i = α
+
i fi =
1
2
(
1 +
fˆj
fˆi
)
fˆi
fi
fi =
1
2
(
fˆi + fˆj
)
, (20)
which coincides with the update rule (11). Correspondingly,
the consensus equation (9) can be achieved with an exponential
speed.
The proof of the consensus equation (10) is not straightfor-
ward, since (12) will not be attained based on the proposed
operations. Due to the space limitation, the rigorous proof is
not given here and will be reported in our future work. The
key idea is to show that the additional introduced terms in the
update rule (12) will converge to 0 with evolving time.
IV. SIMULATION RESULTS
In this section, simulation results are presented to compare
the performance of the proposed CoSyn scheme with the
following two synchronization protocols: ATS (with ρη=0.2,
ρo=0.2 and ρv=0.2) in [9] and MASP in [7].
4This assumption is realistic in the contention based transmission mecha-
nism. Moreover, the repeatedly jointly rooted property of F(1), F(2), · · ·
implies the repeatedly jointly rooted property of G(1), G(2), · · ·.
5The correct receiving means that the message is received without collision.
On the other hand, we assume that any collision will lead to packet loss.
α
+
i =
αi
2

1 + (fˆjtjk + θˆj)− (fˆjtjl + θˆj)
fˆitjk + θˆi +
Cj(tjl)−Ci(tjl)
2
+
Ci(tjl)−Cj(tjl)
2
−
(
fˆitjl + θˆi
)

 = αi
2
(
1 +
fˆj
fˆi
)
=
1
2
(
1 +
fˆj
fˆi
)
fˆi
fi
. (17)
Yes
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Yes
Yes
Yes
No
No
No
No
No
Initialization: k=0, ∀i ∈ V :
αi = 1, βi = 0, Si = 0.
k = k + 1.
Device i waits until start of kth synch.
round and contends for channel access.
Wins the contention?
Device i correctly receives5 a message
from another device after some delay?
Without loss of generality, assume the transmitter is
device j, and thus the message [j, Cj(tjk), Sj(tjk)]
is received after delay δij , i.e., at time tjk + δij .
Cj = Cj(tjk), Sj = Sj(tjk), Si = Si(tjk + δij),
Ti = Ti(tjk + δij), Ci = αiTi + βi.
|Ci − Cj | > κ?
Aj exists?
6Initializes Aj .
Sj = S˜j&
Si = S˜ij?
∆j = (Ci − Cj)/2,
β+i = βi −∆j ,
α+i = αi. α
+
i in (18),
β+i in (19),
∆j = 0.
Si = Si + 1, C
+
i = α
+
iTi + β
+
i .
αi = α
+
i , βi = β
+
i ,
Updates Aj :
C˜j = Cj , S˜j = Sj ,
C˜+ij = C
+
i , S˜ij = Si,
∆˜j = ∆j .
Transmits at time tik
[i, Ci(tik), Si(tik)].
Figure 1. The flowchart of the proposed CoSyn scheme.
We consider a D2D network with N mobile devices, where
devices are randomly placed in a square-shaped region. The
size of the area is 1000m × 1000m, and every device has a
fixed transmission range of 300m. Moreover, the mobility of
devices is totally random, which means the network topologies
are uncorrelated at different synchronization rounds. The clock
frequencies are uniformly and randomly selected from the
range [0.9999, 1.0001], following IEEE 802.11 protocol [4].
Also, the initial clock values are uniformly and randomly
chosen from the range [−800, 800] microseconds. Besides,
as defined in [4], the period of one synchronization round is
100×103 microseconds, and the backoff time in the contention
based protocol is uniformly distributed in the range [0, 1500]
microseconds. Furthermore, as explained above, there still re-
mains some delays even though the MAC layer timestamping
is applied. In our simulations, these delays are modeled by
6By ’initializes’, we mean that some space is allocated for Aj and the
identity ’j’ is filled in.
0 50 100 150 200 250
−2000
−1000
0
1000
 
 
Time t (s)
Lo
gi
ca
lo
ffs
et
(µ
s)
(a)
0 50 100 150 200 250999900
999940
999980
1000020
1000060
1000100
 
 
Time t (s)
Lo
gi
ca
lf
re
qu
en
cy
(µ
s−
1
)
(b)
Figure 2. Convergence evaluation of the logical offsets (Fig. 2(a)) and logical
frequencies (Fig. 2(b)) in the proposed CoSyn scheme for 40 devices, with
d = 0 (i.e., no delay).
a uniform distribution within the range [0, 2d] microseconds,
and we set the threshold κ = d. The performance metrics
in our simulations are the maximum synchronization errors
and average synchronization errors defined by (21) and (22)
respectively:
emax(t) , max
i=1:N−1
max
j=i+1:N
|Ci(t)− Cj(t)|, (21)
eavg(t) ,
2
N(N − 1)
N−1∑
i=1
N∑
j=i+1
|Ci(t)− Cj(t)|. (22)
For each result in the following figures, we average the errors
over 20 different simulation runs.
Fig. 2 illustrates the convergence of the logical offsets θi,
i = 1, · · ·, N , (Fig. 2(a)) and logical frequencies fi (Fig. 2(b))
for the proposed CoSyn scheme in the absence of delays.
It is shown that both logical offsets and logical frequencies
will indeed converge to a common value respectively, which
supports the Theorem 1 from a numerical perspective.
Fig. 3 shows the synchronization error versus the time
evolution t in the absence of delays, i.e., d = 0. It is revealed
that the evaluations of both maximum synchronization errors
(Fig. 3(a)) and average synchronization errors (Fig. 3(b)) have
similar trends. With time evolving, although MASP exhibits
fast decrease in terms of the synchronization errors, it does
not converge to zero error even if there is no delay. On
the other hand, both ATS and the proposed CoSyn achieve
consensus asymptotically. The synchronization errors of the
CoSyn method decay much faster compared to ATS, especially
during the first 50 seconds.
Fig. 4 shows the synchronization error as a function of
time t when d = 2. It is depicted that the error of ATS
increases significantly with time, which implies ATS becomes
ineffective under the scenario with delays. While, both MASP
and CoSyn attain a roughly steady state, and CoSyn obviously
outperforms MASP.
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Figure 3. Synchronization error versus time evolution, with d = 0 (i.e., no
delay) and N = 50. (a) Maximum synchronization error (21). (b) Average
synchronization error (22).
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Figure 4. Maximum synchronization error (21) versus time evolution, with
d = 2 and N = 50.
Fig. 5 shows the synchronization error versus the number
of devices N when d = 2. We observe that the error of ATS
is not stable with the increased N . On the other hand, even
though both MASP and CoSyn are scalable to the number of
devices, CoSyn displays a distinct improvement.
Fig. 6 shows the synchronization error versus the delay level
d. The error of ATS is boosted when increasing d, which again
reveals its sensibility to delays. Moreover, MASP exhibits a
moderate increase of the synchronization error, but the error
is not close to zero even if d = 0. Compared to ATS and
MASP, the proposed CoSyn has slower error increase with d,
which indicates the robustness of the proposed CoSyn scheme
against delays.
V. CONCLUSION
In this paper, we propose a novel distributed consen-
sus based clock synchronization scheme—CoSyn—for D2D
communication without infrastructure, in which the timing
massages are broadcast in a random manner. In the absence
of transmission delays, we prove the consensus of both log-
ical frequencies and logical offsets for the CoSyn approach.
Furthermore, as illustrated in the simulations, the CoSyn tech-
nique shows fast convergence, good scalability, and robustness
to dynamic topologies and transmission delays.
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Figure 5. Maximum synchronization error (21) versus N at t = 50s, with
d = 2.
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Figure 6. Maximum synchronization error (21) versus the delay level d at
t = 50s, with N = 50.
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